CMOS Latch-Up

booksofscience
46
96190

The CMOS structure is analyzed and the PNP and NPN latching transistors are identified. The CMOS latch schematic is drawn and the triggering methods are discussed. Some ways to reduce latch up are presented.

Published by: booksofscience Published at: 11 years ago Category: علمی و تکنولوژی
CMOS Latch-up latch up Cmos parasitic NPN and PNP Cmos latch circuit learn electronics ewebpal.org dideo دیدئو cmos دیدئو dideo latch latchup structure analyzed pnp npn latching transistors identifiedthe schematic drawn triggering methods discussedsome ways reduce presented